- 您现在的位置：买卖IC网 > Sheet目录345 > MT48H32M16LFB4-75B IT:C (Micron Technology Inc)IC SDRAM 512MB 54VFBGA
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
READ Operation
The DQM signal must be de-asserted prior to the WRITE command (DQM latency is
zero clocks for input buffers) to ensure that the written data is not masked. Figure 19
(page 50) shows where, due to the clock cycle frequency, bus contention is avoided
without having to add a NOP cycle, while Figure 20 (page 51) shows the case where an
additional NOP cycle is required.
A fixed-length READ burst may be followed by or truncated with a PRECHARGE com-
mand to the same bank, provided that auto precharge was not activated. The PRE-
CHARGE command should be issued x cycles before the clock edge at which the last de-
sired data element is valid, where x = CL - 1. This is shown in Figure 21 (page 51) for
each possible CL; data element n + 3 is either the last of a burst of four or the last de-
sired data element of a longer burst. Following the PRECHARGE command, a subse-
quent command to the same bank cannot be issued until t RP is met. Note that part of
the row precharge time is hidden during the access of the last data element(s).
In the case of a fixed-length burst being executed to completion, a PRECHARGE com-
mand issued at the optimum time (as described above) provides the same operation
that would result from the same fixed-length burst with auto precharge. The disadvant-
age of the PRECHARGE command is that it requires that the command and address
buses be available at the appropriate time to issue the command. The advantage of the
PRECHARGE command is that it can be used to truncate fixed-length or continuous
page bursts.
Figure 19: READ-to-WRITE
T0
T1
T2
T3
T4
CLK
DQM
Command
READ
NOP
NOP
NOP
WRITE
Address
Bank,
Col n
tCK
tHZ
Bank,
Col b
DS
DQ
Transitioning data
D OUT n
D IN b
t
Don’t Care
Note:
1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be
to any bank. If a burst of one is used, DQM is not required.
PDF: 09005aef8459c827
512mb_mobile_sdram_y67m_at.pdf – Rev. B 3/11 EN
50
Micron Technology, Inc. reserves the right to change products or specifications without notice.
? 2011 Micron Technology, Inc. All rights reserved.
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MT48H8M16LFB4-75 IT:K TR
IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34
CONTACT INSERT PIN
MX841BE
IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR
IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F
MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1
MOTOR BRUSHED DC 8V 4714RPM
N01L63W2AB25I
IC SRAM ASYNC 1MBIT ULP 48-BGA
N01L63W3AB25I
IC SRAM 1MBIT 3V LP 48-BGA
相关代理商/技术参数